

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS™

OptiMOS™FD Power-Transistor, 200 V
IPB117N20NFD

Data Sheet

Rev. 2.0
Final

1 Description

Features

- N-channel, normal level
- Fast Diode (FD) with reduced Q_{rr}
- Optimized for hard commutation ruggedness
- Very low on-resistance $R_{DS(on)}$
- 175 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC ¹⁾ for target application
- Halogen-free according to IEC61249-2-21





Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	200	V
$R_{DS(on),max}$	11.7	mΩ
I_D	84	A



Type / Ordering Code	Package	Marking	Related Links
IPB117N20NFD	PG-TO 263-3	117N20NF	-

¹⁾ J-STD20 and JESD22

Table of Contents

Description	2
Maximum ratings	4
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Disclaimer	12

2 Maximum ratings

at $T_j = 25\text{ °C}$, unless otherwise specified

Table 2 Maximum ratings
at 25 °C

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current	I_D	-	-	84 60	A	$T_C=25\text{ °C}$ $T_C=100\text{ °C}$
Pulsed drain current ¹⁾	$I_{D,pulse}$	-	-	336	A	$T_C=25\text{ °C}$
Avalanche energy, single pulse	E_{AS}	-	-	375	mJ	$I_D=67\text{ A}$, $R_{GS}=25\text{ }\Omega$
Reverse diode peak dv/dt	dv/dt	-	-	60	kV/ μ s	$I_D=160\text{ A}$, $V_{DS}=100\text{ V}$, $di/dt=1500\text{ A}/\mu\text{s}$, $T_{j,max}=175\text{ °C}$
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	300	W	$T_C=25\text{ °C}$
Operating and storage temperature	T_j , T_{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

3 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	0.3	0.5	K/W	-
Thermal resistance, junction - ambient, minimal footprint	R_{thJA}	-	-	62	K/W	-
Thermal resistance, junction - ambient, 6 cm ² cooling area ²⁾	R_{thJA}	-	-	40	K/W	-

¹⁾ See figure 3

²⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

4 Electrical characteristics

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	200	-	-	V	$V_{GS}=0\text{ V}$, $I_D=1\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS}=V_{GS}$, $I_D=270\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	0.1 10	1 100	μA	$V_{DS}=160\text{ V}$, $V_{GS}=0\text{ V}$, $T_J=25\text{ }^\circ\text{C}$ $V_{DS}=160\text{ V}$, $V_{GS}=0\text{ V}$, $T_J=125\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	1	100	nA	$V_{GS}=20\text{ V}$, $V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	10.3	11.7	m Ω	$V_{GS}=10\text{ V}$, $I_D=84\text{ A}$
Gate resistance	R_G	-	2.4	3.6	Ω	-
Transconductance	g_{fs}	70	139	-	S	$ V_{DS} >2 I_D /R_{DS(on)max}$, $I_D=84\text{ A}$

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	5000	6650	pF	$V_{GS}=0\text{ V}$, $V_{DS}=100\text{ V}$, $f=1\text{ MHz}$
Output capacitance	C_{oss}	-	400	532	pF	$V_{GS}=0\text{ V}$, $V_{DS}=100\text{ V}$, $f=1\text{ MHz}$
Reverse transfer capacitance	C_{rss}	-	6	13	pF	$V_{GS}=0\text{ V}$, $V_{DS}=100\text{ V}$, $f=1\text{ MHz}$
Turn-on delay time	$t_{d(on)}$	-	13	-	ns	$V_{DD}=100\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=42\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$
Rise time	t_r	-	10	-	ns	$V_{DD}=100\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=42\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	-	24	-	ns	$V_{DD}=100\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=42\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$
Fall time	t_f	-	8	-	ns	$V_{DD}=100\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=42\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$

Table 6 Gate charge characteristics ¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	25	-	nC	$V_{DD}=100\text{ V}$, $I_D=84\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate to drain charge	Q_{gd}	-	8	-	nC	$V_{DD}=100\text{ V}$, $I_D=84\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Switching charge	Q_{sw}	-	17	-	nC	$V_{DD}=100\text{ V}$, $I_D=84\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge total	Q_g	-	65	87	nC	$V_{DD}=100\text{ V}$, $I_D=84\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate plateau voltage	$V_{plateau}$	-	4.7	-	V	$V_{DD}=100\text{ V}$, $I_D=84\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Output charge	Q_{oss}	-	162	-	nC	$V_{DD}=100\text{ V}$, $V_{GS}=0\text{ V}$

¹⁾ See "Gate charge waveforms" for parameter definition

Table 7 Reverse diode

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	84	A	$T_C=25\text{ °C}$
Diode pulse current ¹⁾	$I_{S,pulse}$	-	-	336	A	$T_C=25\text{ °C}$
Diode hard commutation current ²⁾	$I_{S,hard}$	-	-	160	A	$T_C=25\text{ °C}$, $di_F/dt=1500\text{ A/}\mu\text{s}$
Diode forward voltage	V_{SD}	-	1	1.2	V	$V_{GS}=0\text{ V}$, $I_F=84\text{ A}$, $T_J=25\text{ °C}$
Reverse recovery time	t_{rr}	-	144	288	ns	$V_R=100\text{ V}$, $I_F=56\text{ A}$, $di_F/dt=100\text{ A/}\mu\text{s}$
Reverse recovery charge	Q_{rr}	-	629	-	nC	$V_R=100\text{ V}$, $I_F=56\text{ A}$, $di_F/dt=100\text{ A/}\mu\text{s}$

¹⁾ Diode pulse current is defined by thermal and/or package limits

²⁾ Maximum allowed hard-commutated current through diode at $di/dt=1500\text{ A/}\mu\text{s}$

5 Electrical characteristics diagrams





Diagram 5: Typ. output characteristics



 $I_D = f(V_{DS}); T_j = 25^\circ\text{C}; \text{parameter: } V_{GS}$

Diagram 6: Typ. drain-source on resistance



 $R_{DS(on)} = f(I_D); T_j = 25^\circ\text{C}; \text{parameter: } V_{GS}$

Diagram 7: Typ. transfer characteristics



 $I_D = f(V_{GS}); |V_{DS}| > 2|I_D|R_{DS(on)max}; \text{parameter: } T_j$

Diagram 8: Typ. forward transconductance





 $g_{fs} = f(I_D); T_j = 25^\circ\text{C}$

Diagram 9: Drain-source on-state resistance




$$R_{DS(on)} = f(T_j); I_D = 84 \text{ A}; V_{GS} = 10 \text{ V}$$

Diagram 10: Typ. gate threshold voltage




$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}; \text{parameter: } I_D$$

Diagram 11: Typ. capacitances



$$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$$

Diagram 12: Forward characteristics of reverse diode



$$I_F = f(V_{SD}); \text{parameter: } T_j$$

Diagram 13: Avalanche characteristics



 $I_{AS}=f(t_{AV}); R_{GS}=25\ \Omega; \text{parameter: } T_{j(\text{start})}$

Diagram 14: Typ. gate charge





 $V_{GS}=f(Q_{\text{gate}}); I_D=84\ \text{A pulsed}; \text{parameter: } V_{DD}$


Diagram 15: Drain-source breakdown voltage


 $V_{BR(DSS)}=f(T_J); I_D=1\ \text{mA}$

Gate charge waveforms



6 Package Outlines



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	0.00	0.25	0.000	0.010
b	0.65	0.85	0.026	0.033
b2	0.95	1.15	0.037	0.045
c	0.33	0.65	0.013	0.026
c2	1.17	1.40	0.046	0.055
D	8.51	9.45	0.335	0.372
D1	7.10	7.90	0.280	0.311
E	9.80	10.31	0.386	0.406
E1	6.50	8.60	0.256	0.339
e	2.54		0.100	
e1	5.08		0.200	
N	2		2	
H	14.61	15.88	0.575	0.625
L	2.29	3.00	0.090	0.118
L1	0.70	1.60	0.028	0.063
L2	1.00	1.78	0.039	0.070
F1	16.05	16.25	0.632	0.640
F2	9.30	9.50	0.366	0.374
F3	4.50	4.70	0.177	0.185
F4	10.70	10.90	0.421	0.429
F5	3.65	3.85	0.144	0.152
F6	1.25	1.45	0.049	0.057


DOCUMENT NO. Z8B00003324	
SCALE	0 5 7.5mm
EUROPEAN PROJECTION	
	
ISSUE DATE 30-08-2007	
REVISION 01	

Figure 1 Outline PG-TO 263-3, dimensions in mm/inches

Revision History

IPB117N20NFD

Revision: 2014-02-06, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2014-02-06	Release of final version

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

erratum@infineon.com

Published by

Infineon Technologies AG

81726 München, Germany

© 2014 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.