


- RoHs Compliant and Halogen Free ①
- Low Profile (<0.7 mm)
- Dual Sided Cooling Compatible ①
- Ultra Low Package Inductance
- Optimized for High Frequency Switching ①
- Ideal for CPU Core DC-DC Converters
- Optimized for Sync. FET socket of Sync. Buck Converter①
- Low Conduction and Switching Losses
- Compatible with existing Surface Mount Techniques ①
- 100% Rg tested

Typical values (unless otherwise specified)

$V_{DS}$		$V_{GS}$		$R_{DS(on)}$	
30V max		±20V max		1.9mΩ @ 10V	
$Q_{g\ tot}$	$Q_{gd}$	$Q_{gs2}$	$Q_{rr}$	$Q_{oss}$	$V_{gs(th)}$
33nC	10nC	3.9nC	34nC	20nC	1.8V



Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details)①

SQ	SX	ST		MQ	<b>MX</b>	MT	MP			
----	----	----	--	----	-----------	----	----	--	--	--

**Description**

The IRF6724MPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of a SO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6724MPbF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6724MPbF has been optimized for parameters that are critical in synchronous buck including Rds(on), gate charge and Cdv/dt-induced turn on immunity. The IRF6724MPbF offers particularly low Rds(on) and high Cdv/dt immunity for synchronous FET applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	27	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	21	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ④	150	
$I_{DM}$	Pulsed Drain Current ⑤	212	
$E_{AS}$	Single Pulse Avalanche Energy ⑥	12	mJ
$I_{AR}$	Avalanche Current ⑤	21	A




Fig 1. Typical On-Resistance Vs. Gate Voltage




Fig 2. Typical Total Gate Charge vs Gate-to-Source Voltage

Notes:

- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.


- ④  $T_C$  measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting  $T_J = 25^\circ C$ ,  $L = 0.051mH$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 21A$ .

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	22	—	mV/°C	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	1.90	2.50	mΩ	$V_{GS} = 10V, I_D = 27A$ ⑦
		—	2.70	3.50		$V_{GS} = 4.5V, I_D = 21A$ ⑦
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.8	2.35	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-6.1	—	mV/°C	
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{DS} = 24V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$g_{fs}$	Forward Transconductance	130	—	—	S	$V_{DS} = 15V, I_D = 21A$
$Q_g$	Total Gate Charge	—	33	54	nC	$V_{DS} = 15V$ $V_{GS} = 4.5V$ $I_D = 21A$ See Fig. 15
$Q_{gs1}$	Pre-Vth Gate-to-Source Charge	—	8.5	—		
$Q_{gs2}$	Post-Vth Gate-to-Source Charge	—	3.9	—		
$Q_{gd}$	Gate-to-Drain Charge	—	10	—		
$Q_{godr}$	Gate Charge Overdrive	—	11	—		
$Q_{sw}$	Switch Charge ( $Q_{gs2} + Q_{gd}$ )	—	14	—		
$Q_{oss}$	Output Charge	—	20	—	nC	$V_{DS} = 16V, V_{GS} = 0V$
$R_G$	Gate Resistance	—	1.2	2.2	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	$V_{DD} = 15V, V_{GS} = 4.5V$ ⑦ $I_D = 21A$ $R_G = 1.8\Omega$
$t_r$	Rise Time	—	19	—		
$t_{d(off)}$	Turn-Off Delay Time	—	23	—		
$t_f$	Fall Time	—	16	—		
$C_{iss}$	Input Capacitance	—	4404	—	pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	885	—		
$C_{rss}$	Reverse Transfer Capacitance	—	424	—		

## Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	150	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ⑤	—	—	212		
$V_{SD}$	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 21A, V_{GS} = 0V$ ⑦
$t_{rr}$	Reverse Recovery Time	—	20	30	ns	$T_J = 25^\circ\text{C}, I_F = 21A$
$Q_{rr}$	Reverse Recovery Charge	—	34	51	nC	$di/dt = 300A/\mu s$ ⑦



### Notes:


- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑦ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation ③	2.8	W
$P_D @ T_A = 70^\circ\text{C}$	Power Dissipation ③	1.8	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation ④	89	
$T_P$	Peak Soldering Temperature	270	$^\circ\text{C}$
$T_J$	Operating Junction and	-40 to + 150	
$T_{STG}$	Storage Temperature Range		

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③⑩	—	45	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient ③⑩	12.5	—	
$R_{\theta JA}$	Junction-to-Ambient ⑨⑩	20	—	
$R_{\theta JC}$	Junction-to-Case ④⑩	—	1.4	
$R_{\theta J-PCB}$	Junction-to-PCB Mounted	1.0	—	
	Linear Derating Factor ③	0.022		$\text{W}/^\circ\text{C}$




**Fig 3.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ①

**Notes:**

- ③ Used double sided cooling, mounting pad with large heatsink.
- ④ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑩  $R_{\theta}$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .



③ Surface mounted on 1 in. square Cu (still air).



④ Mounted to a PCB with small clip heatsink (still air)



⑤ Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)











Fig 8. Typical Capacitance vs. Drain-to-Source Voltage


Fig 9. Typical On-Resistance Vs. Drain Current and Gate Voltage




**Fig 10.** Typical Source-Drain Diode Forward Voltage




**Fig11.** Maximum Safe Operating Area




**Fig 12.** Maximum Drain Current vs. Case Temperature




**Fig 13.** Typical Threshold Voltage vs. Junction Temperature




**Fig 14.** Maximum Avalanche Energy Vs. Drain Current




**Fig 15a.** Gate Charge Test Circuit




**Fig 15b.** Gate Charge Waveform




**Fig 16a.** Unclamped Inductive Test Circuit



**Fig 16b.** Unclamped Inductive Waveforms



**Fig 17a.** Switching Time Test Circuit



**Fig 17b.** Switching Time Waveforms





Fig 18. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs

### DirectFET™ Board Footprint, MX Outline (Medium Size Can, X-Designation).


Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.




# IRF6724MPbF

## DirectFET™ Outline Dimension, MX Outline (Medium Size Can, X-Designation).


Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations



## DirectFET™ Part Marking




## DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm  
 Std reel quantity is 4800 parts. (ordered as IRF6724MTRPbF). For 1000 parts on 7" reel, order IRF6724MTR1PbF

REEL DIMENSIONS								
CODE	STANDARD OPTION (QTY 4800)				TR1 OPTION (QTY 1000)			
	METRIC		IMPERIAL		METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C
B	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C
C	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C
E	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C
H	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C

LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING DIMENSIONS IN MM

CODE	DIMENSIONS			
	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	7.90	8.10	0.311	0.319
B	3.90	4.10	0.154	0.161
C	11.90	12.30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5.30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C	0.059	N.C
H	1.50	1.60	0.059	0.063

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Consumer market.  
 Qualification Standards can be found on IR's Web site.

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.