Memory FRAM

64 K (8 K × 8) Bit SPI

MB85RS64T

■ **DESCRIPTION**

MB85RS64T is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 8,192 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.
MB85RS64T adopts the Serial Peripheral Interface (SPI).
The MB85RS64T is able to retain data without using a back-up battery, as is needed for SRAM.
The memory cells used in the MB85RS64T can be used for 10^{13} read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.
MB85RS64T does not take long time to write data like Flash memories or E²PROM, and MB85RS64T takes no wait time.

■ **FEATURES**

• Bit configuration   : 8,192 words × 8 bits
• Serial Peripheral Interface : SPI (Serial Peripheral Interface)
                                        Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
• Operating frequency : 10 MHz (Max)
• High endurance   : 10^{13} times / byte
• Data retention   : 10 years (+ 85 °C)
• Operating power supply voltage : 1.8 V to 3.6 V
• Low power consumption : Operating power supply current 0.8 mA (Max@10 MHz)
                                        Standby current 9 μA (Typ)
• Operation ambient temperature range : − 40 °C to +85 °C
• Package   : 8-pin plastic SOP (FPT-8P-M02)

                                8-pin plastic SON (LLC-8P-M04)

                                RoHS compliant

FUJITSU

■ PIN ASSIGNMENT

(TOP VIEW)

(FPT-8P-M02)

(TOP VIEW)

DIE PAD

(LCC-8P-M04)

■ PIN FUNCTIONAL DESCRIPTIONS

| Pin No.	Pin Name	Functional description
1	$\overline{CS}$	Chip Select pin This is an input pin to make chip select. When $\overline{CS}$ is the "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time. When $\overline{CS}$ is the "L" level, device is in select (active) status. $\overline{CS}$ has to be the "L" level before inputting op-code.
3	$\overline{WP}$	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with $\overline{WP}$ and WPEN. See "■WRITING PROTECT" for detail.
7	$\overline{HOLD}$	Hold pin This pin is used to interrupt serial input/output without making chip deselect. When $\overline{HOLD}$ is the "L" level, hold operation is activated, SO becomes High-Z, and SCK and SI become don't care. While the hold operation, $\overline{CS}$ shall be retained the "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin
DIE PAD	—	It is allowed for the DIE PAD on the bottom of the SON8 package to be floating (no connection to anything) or to be connected to VSS.

FUJITSU

■ BLOCK DIAGRAM

MB85RS64T

■ SPI MODE

MB85RS64T corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0) , and SPI mode 3 (CPOL = 1, CPHA = 1) .


SPI Mode 0

SPI Mode 3

FUJITSU

■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS64T works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.

MOSI : Master Out Slave In
MISO : Master In Slave Out
SS : Slave Select

System Configuration with SPI Port

System Configuration without SPI Port

■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (see "■ WRITING PROTECT") relating with $\overline{WP}$ input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	—	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible, and "000" is written before shipment. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write protect block for the WRITE command (see "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
2	BP0	
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. 　　After power ON. 　　After WRDI command recognition.
0	0	This is a bit fixed to "0".

■ OP-CODE

MB85RS64T accepts 8 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If $\overline{CS}$ is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110B
WRDI	Reset Write Enable Latch	0000 0100B
RDSR	Read Status Register	0000 0101B
WRSR	Write Status Register	0000 0001B
READ	Read Memory Code	0000 0011B
WRITE	Write Memory Code	0000 0010B
RDID	Read Device ID	1001 1111B
SLEEP	Sleep Mode	1011 1001B
RFU	Reserved for future use[*1]	0000 1011B

[*1]: When this command is input, SO output will be unvalued.

■ COMMAND

• WREN

The WREN command sets WEL (Write Enable Latch) . WEL shall be set with the WREN command before writing operation (WRSR command and WRITE command) .


• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRITE command and WRSR command) are not performed when WEL is reset.

MB85RS64T

• **RDSR**

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of $\overline{CS}$.

• **WRSR**

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. The $\overline{WP}$ signal level shall be fixed before performing the WRSR command, and do not change the $\overline{WP}$ signal level until the end of command sequence.

FUJITSU

• **READ**

The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The 3-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When $\overline{CS}$ is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before $\overline{CS}$ rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.

• **WRITE**

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The 3-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen $\overline{CS}$ will terminate the WRITE command. However, if you continue sending the writing data for 8 bits each before $\overline{CS}$ rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on continued infinitely.

- **RDID**

   The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until $\overline{CS}$ is risen.


	bit								Hex	
	7	6	5	4	3	2	1	0		
Manufacturer ID	0	0	0	0	0	1	0	0	04H	Fujitsu
Continuation code	0	1	1	1	1	1	1	1	7FH	

	Proprietary use			Density					Hex	
Product ID (1st Byte)	0	0	1	0	0	0	1	1	23H	Density:00011B = 64Kbit

	Proprietary use								Hex	
Product ID (2nd Byte)	0	0	0	0	0	0	1	1	03H	

- **SLEEP**

   The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of $\overline{CS}$ after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of $\overline{CS}$ after operation code in the SLEEP command, this SLEEP command is canceled.
   After the SLEEP mode transition, SCK and SI inputs are ignored and SO changes to a Hi-Z state.

Sleep Mode Entry

Returning to an normal operation from the SLEEP mode is carried out after t_{REC} (Max 400 μs) time from the falling edge of $\overline{CS}$ (see the figure below). It is possible to return $\overline{CS}$ to H level before t_{REC} time. However, it is prohibited to bring down $\overline{CS}$ to L level again during t_{REC} period.

$\overline{CS}$

$\overline{CS}$

t_{REC}

From this time
Command input enable

Exit Sleep Mode

Sleep Mode Exit

■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	1800$_H$ to 1FFF$_H$ (upper 1/4)
1	0	1000$_H$ to 1FFF$_H$ (upper 1/2)
1	1	0000$_H$ to 1FFF$_H$ (all)

■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, $\overline{WP}$ as shown in the table.

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

■ HOLD OPERATION

Hold status is retained without aborting a command if $\overline{HOLD}$ is the "L" level while $\overline{CS}$ is the "L" level. The timing for starting and ending hold status depends on the SCK to be the "H" level or the "L" level when a $\overline{HOLD}$ pin input is transited to the hold condition as shown in the diagram below. In case the $\overline{HOLD}$ pin transited to "L" level when SCK is "L" level, return the $\overline{HOLD}$ pin to "H" level at SCK being "L" level. In the same manner, in case the $\overline{HOLD}$ pin transited to "L" level when SCK is "H" level, return the $\overline{HOLD}$ pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become don't care. And, SO becomes High-Z while reading command (RDSR, READ). If $\overline{CS}$ is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.

Hold Condition   Hold Condition

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V_{DD}	− 0.5	+ 4.0	V
Input voltage*	V_{IN}	− 0.5	V_{DD} + 0.5	V
Output voltage*	V_{OUT}	− 0.5	V_{DD} + 0.5	V
Operation ambient temperature	T_A	− 40	+ 85	°C
Storage temperature	Tstg	− 55	+ 125	°C

*:These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
Do not exceed any of these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage[*1]	V_{DD}	1.8	3.3	3.6	V
Operation ambient temperature[*2]	T_A	− 40	—	+ 85	°C

*1: These parameters are based on the condition that V_{SS} is 0 V.

*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.
Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input leakage current[*1]	$|I_{LI}|$	$\overline{WP}$, $\overline{HOLD}$, SCK, $\overline{CS}$, SI = 0 V to V_{DD}	—	—	1	μA
Output leakage current[*2]	$|I_{LO}|$	SO = 0 V to V_{DD}	—	—	1	μA
Operating power supply current	I_{DD}	SCK = 0.1MHz	—	15	—	μA
		SCK = 1 MHz	—	60	100	μA
		SCK = 10 MHz	—	500	800	μA
Standby current	I_{SB}	SCK = SI = $\overline{CS}$ = V_{DD}	—	9	12	μA
Sleep current	I_{ZZ}	$\overline{CS}$ = V_{DD} all inputs V_{SS} or V_{DD}	—	4	6	μA
Input high voltage	V_{IH}	V_{DD} = 1.8 V to 3.6 V	$V_{DD} \times 0.7$	—	$V_{DD} + 0.5$	V
Input low voltage	V_{IL}	V_{DD} = 1.8 V to 3.6 V	-0.5	—	$V_{DD} \times 0.3$	V
Output high voltage	V_{OH}	$I_{OH} = -2$ mA	$V_{DD} - 0.5$	—	V_{DD}	V
Output low voltage	V_{OL}	$I_{OL} = 2$ mA	V_{SS}	—	0.4	V

*1: Applicable to; $\overline{CS}$, $\overline{WP}$, $\overline{HOLD}$, SCK, SI
*2: Applicable to; SO

FUJITSU

*1
2. AC Characteristics

Parameter	Symbol	Value		Unit
		Min	**Max**	
SCK clock frequency	f_{CK}	0	10	MHz
Clock high time	t_{CH}	20	—	ns
Clock low time	t_{CL}	20	—	ns
Chip select set up time	t_{CSU}	10	—	ns
Chip select hold time	t_{CSH}	10	—	ns
Output disable time	t_{OD}	—	12	ns
Output data valid time	t_{ODV}	—	18	ns
Output hold time	t_{OH}	0	—	ns
Deselect time	t_D	40	—	ns
Data rising time	t_R	—	50	ns
Data falling time	t_F	—	50	ns
Data set up time	t_{SU}	5	—	ns
Data hold time	t_H	5	—	ns
$\overline{HOLD}$ set up time	t_{HS}	10	—	ns
$\overline{HOLD}$ hold time	t_{HH}	10	—	ns
$\overline{HOLD}$ output floating time	t_{HZ}	—	20	ns
$\overline{HOLD}$ output active time	t_{LZ}	—	20	ns
SLEEP resume time	t_{REC}	—	400	μs

AC Test Condition

Power supply voltage : 1.8 V to 3.6 V
Operation ambient temperature : -40 °C to $+85$ °C
Input voltage magnitude : $0 \leq V_{IL} \leq 0.2 \times V_{DD}$, $0.8 \times V_{DD} \leq V_{IH} \leq V_{DD,}$
Input rising time : 5 ns
Input falling time : 5 ns
Input judge level : $V_{DD}/2$
Output judge level : $V_{DD}/2$

AC Load Equivalent Circuit

3. Pin Capacitance

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Output capacitance	C_O	$V_{DD} = V_{IN} = V_{OUT} = 0$ V, $f = 1$ MHz, $T_A = +25\,°C$	—	8	pF
Input capacitance	C_I		—	6	pF

TIMING DIAGRAM

• Serial Data Timing

• Hold Timing

■ POWER ON/OFF SEQUENCE

Parameter	Symbol	Value Min	Value Max	Unit
$\overline{CS}$ level hold time at power OFF	tpd	400	—	ns
$\overline{CS}$ level hold time at power ON	tpu	250	—	μs
Power supply rising time	tr	0.05	—	ms/V
Power supply falling time	tf	0.1	—	ms/V

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10^{13}	—	Times/byte	Operation Ambient Temperature $T_A = +85\ °C$
Data Retention*2	10	—	Years	Operation Ambient Temperature $T_A = +85\ °C$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

*2 : Minimum values define retention time of the first reading/writing data right after shipment.

■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

FUJITSU

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant	MB85RS64TPNF-G-JNE2 MB85RS64TPNF-G-JNERE2 MB85RS64TPN-G-AMEWE1	$\geq |2000\ V|$
ESD MM (Machine Model) JESD22-A115 compliant		$\geq |200\ V|$
ESD CDM (Charged Device Model) JESD22-C101 compliant		$\geq |1000\ V|$
Latch-Up (I-test) JESD78 compliant		—
Latch-Up (V_{supply} overvoltage test) JESD78 compliant		—
Latch-Up (Current Method) Proprietary method		—
Latch-Up (C-V Method) Proprietary method		$\geq |200\ V|$

• Current method of Latch-Up Resistance Test

Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow.
Confirm the latch up does not occur under $I_{IN} = \pm$ 300 mA.
In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

• C-V method of Latch-Up Resistance Test

Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.
Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity
MB85RS64TPNF-G-JNE2	8-pin plastic SOP (FPT-8P-M02)	Tube	—*
MB85RS64TPNF-G-JNERE2	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500
MB85RS64TPN-G-AMEWE1	8-pin plastic SON (LCC-8P-M04)	Embossed Carrier tape	1500

*: Please contact our sales office about minimum shipping quantity.

■ PACKAGE DIMENSION

8-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	3.9 mm × 5.05 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75 mm MAX
	Weight	0.06 g
(FPT-8P-M02)		

8-pin plastic SOP
(FPT-8P-M02)

Note 1) *1 : These dimensions include resin protrusion.
Note 2) *2 : These dimensions do not include resin protrusion.
Note 3) Pins width and pins thickness include plating thickness.
Note 4) Pins width do not include tie bar cutting remainder.

$*1\ 5.05\ ^{+0.25}_{-0.20}\ (.199\ ^{+.010}_{-.008})$

$0.22\ ^{+0.03}_{-0.07}$
$(.009\ ^{+.001}_{-.003})$

$*2\ 3.90\pm0.30$
$(.154\pm.012)$

6.00 ± 0.20
$(.236\pm.008)$

45°

0.40(.016)

"A"

1.27(.050)

0.44 ± 0.08
$(.017\pm.003)$

⊕ 0.13(.005) Ⓜ

0.10(.004)

Details of "A" part

1.55 ± 0.20
$(.061\pm.008)$ (Mounting height)

0.25(.010)

0~8°

0.50 ± 0.20
$(.020\pm.008)$

0.60 ± 0.15
$(.024\pm.006)$

0.15 ± 0.10
$(.006\pm.004)$
(Stand off)

Ⓒ 2002-2012 FUJITSU SEMICONDUCTOR LIMITED F08004S-c-5-10

Dimensions in mm (inches).
Note: The values in parentheses are reference values.

(continued)

8-pin plastic SON	Lead pitch	0.5 mm
	Package width × package length	2.0 mm × 3.0 mm
	Sealing method	Plastic mold
	Mounting height	0.75 mm MAX
	Weight	0.015g
(LCC-8P-M04)		

8-pin plastic SON
(LCC-8P-M04)

2.00±0.07
(.079±.003)

3.00±0.07
(.118±.003)

INDEX AREA

1.6±0.10
(.063±.004)

0.40±0.07
(.016±.003)

1.40±0.10
(.055±.004)

1PIN CORNER
(C0.30(C.012))

0.50(.020)
TYP

0.25±0.05
(.010±.002)

0.05(.002) MAX

0.70±0.05
(.028±.002)

0.15(.006)

Dimensions in mm (inches).
Note: The values in parentheses are reference values.

© 2011 FUJITSU SEMICONDUCTOR LIMITED HMbC8-04Sc-1-1

■ MARKING

[MB85RS64TPNF-G-JNE2]
[MB85RS64TPNF-G-JNERE2]

R S 6 4 T
E 2 Y Y W W
3 X X

[FPT-8P-M02]

[MB85RS64TPN-G-AMEWE1]

Y Y W W
S 6 4 T
0 X X

[LCC-8P-M04]

■ PACKING INFORMATION

1. Tube

1.1 Tube Dimensions
• Tube/stopper shape

Tube

Transparent polyethylene terephthalate
(treated to antistatic)

Stopper
(treated to antistatic)

Tube length: 520 mm

Tube cross-sections and Maximum quantity

Package form	Package code	Maximum quantity		
		pcs/tube	pcs/inner box	pcs/outer box
SOP, 8, plastic (2)	FPT-8P-M02	95	7600	30400

7.4
6.4
1.8
2.6
4.4

©2006-2010 FUJITSU SEMICONDUCTOR LIMITED
F08008-SET1-PET:FJ99L-0022-E0008-1-K-3

t = 0.5
Transparent polyethylene terephthalate

(Dimensions in mm)

FUJITSU

1.2 Tube Dry pack packing specifications

Tube	Stopper For SOP IC Index mark
Dry pack	Aluminum laminated bag Label I *1*3 Heat seal Desiccant Humidity indicator
Inner box	Aluminum laminated bag (tubes inside) Cushioning material Inner box Label I *1*3
Outer box	Cushioning material Outer box*2 Use adhesive tapes. Label II-A *3 Label II-B *3

*1: For a product of witch part number is suffixed with "E1" or "E2", a " G Pb " marks is display to the moisture barrier bag and the inner boxes.

*2: The space in the outer box will be filled with empty inner boxes, or cushions, etc.

*3: Please refer to an attached sheet about the indication label.

Note: The packing specifications may not be applied when the product is delivered via a distributor.

1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

```
XXXXXXXXXXXXXX      (Customer part number or FJ part number)
                              G   Pb        ◄── C-3 Label
(3N)1 XXXXXXXXXXXXXX XXX          (LEAD FREE mark)
|||||||||||||||||||||||||      (Part number and quantity)
                                  QC  PASS
(3N)2 XXXXXXXXXX XXXXXX
|||||||||||||||||||||||||      (FJ control number)
        XXX  pcs          (Quantity)
XXXXXXXXXXXXXX          (Customer part number or FJ part number)
|||||||||||||||||||||||||   (Customer part number or FJ part number
                                            bar code)
XXXX/XX/XX (Packed years/month/day)     ASSEMBLED IN xxxx   ◄── Perforated line
XXXXXXXXXXXXXX  (Customer part number or FJ part number)   ◄── Supplemental Label
(FJ control number bar code)
|||||||||||||    XX/XX         XXXX-XXX   XXX
                 (Package count)   XXXX-XXX   XXX
   XXXXXXXXXX  (FJ control number )  (Lot Number and quantity)
XXXXXXXXXXXXXX  (Comment)
```

Label II-A: Label on Outer box [D Label] (100mm × 100mm)

```
                                                    ◄── D Label
発注者  XXXXXXXXXXXXX (Customer Name)   受注者 (VENDOR)
(CUST.)                              富士通
受渡場所名  XXXXXXXXX (Delivery Address)  セミコンダクター株式会社
(DELIVERY POINT)                     XXX (FJ control number)
納品キー番号  XXXXXXXXXXXXXX         XXX (FJ control number)
(TRANS.NO.)  (FJ control number)     XXX (FJ control number)
品名コード    XXXXXXXXXXXXXX         XXXXXXXXXXXXXX
(PART NO.)    (Customer part number or   (Part number)
                    FJ part number)
品名 (PART NAME) XXXXXXXXXXXXXX (Part number)
入数／納入数量      XXX/XXX          単位    XX
(Q'TY/TOTAL Q'TY)                     (UNIT)
発注者用備考 (CUSTOMER'S          梱包個数 (PACKAGE COUNT)
REMARKS)                              XXX/XXX
XXXXXXXXXXXXXXXXXXXXX
(3N)3 XXXXXXXXXXXXXX XXX     (FJ control number + Product quantity)
|||||||||||||||||||||||||    (FJ control number + Product quantity
                                            bar code)
(3N)4 XXXXXXXXXXXXXX XXX     (Part number + Product quantity)
|||||||||||||                (Part number + Product quantity bar code)
(3N)5 XXXXXXXXXX            (FJ control number)
|||||||||||||||||||||||||    (FJ control number bar code)
```

Label II-B: Outer boxes product indicate

```
XXXXXXXXXXXXXX   (Part number)

   (Lot Number)        (Count)        (Quantity)
   XXXX-XXX            X 箱           XXX 個
   XXXX-XXX            X 箱           XXX 個
                        計            XXX 個
```

Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

1.4 Dimensions for Containers

(1) Dimensions for inner box

L	W	H
540	125	75

(Dimensions in mm)

(2) Dimensions for outer box

L	W	H
565	270	180

(Dimensions in mm)

2. Emboss Tape

2.1 Tape Dimensions

PKG code	Reel No	Maximum storage capacity		
		pcs/reel	pcs/inner box	pcs/outer box
FPT-8P-M02	3	1500	1500	10500

ø1.5 $_{-0}^{+0.1}$

ø1.5 $_{-0}^{+0.1}$

8±0.1

2±0.05

4±0.1

1.75±0.1

5.5±0.05

12 $_{-0.1}^{+0.3}$

0.3±0.05

5.5±0.1

SEC.B-B

6.4±0.1

3.9±0.2

2.1±0.1

0.4

SEC.A-A

© 2012 FUJITSU SEMICONDUCTOR LIMITED SOL8-EMBOSSTAPE9 : NFME-EMB-X0084-1-P-1

(Dimensions in mm)

Material : Conductive polystyrene
Heat proof temperature : No heat resistance.
　　　　　　　　　　　　Package should not be baked
　　　　　　　　　　　　by using tape and reel.

2.2 IC orientation

• ER type

(User Direction of Feed)

Index mark

(Reel side) (User Direction of Feed)

2.3 Reel dimensions

Reel cutout dimensions

*: Hub unit width dimensions

Dimensions in mm

Reel No	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Tape width Symbol	8	12	12	16	16	24	24	32	32	44	44	56	12	16	24
A	254 ± 2	254 ± 2	330 ± 2	254 ± 2	330 ± 2	254 ± 2	330 ± 2	330 ± 2							
B	$100\,^{+2}_{-0}$							$100\,^{+2}_{-0}$	$150\,^{+2}_{-0}$	$100\,^{+2}_{-0}$	$150\,^{+2}_{-0}$	$100\,^{+2}_{-0}$	100 ± 2		
C	13 ± 0.2												$13\,^{+0.5}_{-0.2}$		
D	21 ± 0.8												$20.5\,^{+1}_{-0.2}$		
E	2 ± 0.5														
W1	$8.4\,^{+2}_{-0}$	$12.4\,^{+2}_{-0}$		$16.4\,^{+2}_{-0}$		$24.4\,^{+2}_{-0}$		$32.4\,^{+2}_{-0}$		$44.4\,^{+2}_{-0}$		$56.4\,^{+2}_{-0}$	$12.4\,^{+1}_{-0}$	$16.4\,^{+1}_{-0}$	$24.4\,^{+0.1}_{-0}$
W2	less than 14.4	less than 18.4		less than 22.4		less than 30.4		less than 38.4		less than 50.4		less than 62.4	less than 18.4	less than 22.4	less than 30.4
W3	7.9 ~ 10.9	11.9 ~ 15.4		15.9 ~ 19.4		23.9 ~ 27.4		31.9 ~ 35.4		43.9 ~ 47.4		55.9 ~ 59.4	12.4 ~ 14.4	16.4 ~ 18.4	24.4 ~ 26.4
r	1.0														

FUJITSU

2.4 Taping (φ330mm Reel) Dry Pack Packing Specifications

Embossed tapes	Outside diameter: φ 330mm reel Label I [*1, *4]
Dry pack	Label I [*1, *4] Desiccant Humidity indicator Aluminum laminated bag Label I [*1, *4] Heat seal
Inner box	Inner box
Outer box	Label I [*1, *4] Taping Outer box [*2, *3] Use adhesive tapes. Label II-A [*4] Label II-B [*4]

*1: For a product of witch part number is suffixed with "E1" or "E2", a " [G] (Pb) " marks is display to the moisture barrier bag and the inner boxes.

*2: The size of the outer box may be changed depending on the quantity of inner boxes.

*3: The space in the outer box will be filled with empty inner boxes, or cushions, etc.

*4: Please refer to an attached sheet about the indication label.

Note: The packing specifications may not be applied when the product is delivered via a distributor.

2.5 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

```
XXXXXXXXXXXXXX      (Customer part number or FJ part number)
                                          G   Nb   ◄━━ C-3 Label
(3N)1 XXXXXXXXXXXXXXX XXX           (LEAD FREE mark)
                          (Part number and quantity)
|||||||||||||||||||||||              QC  PASS

(3N)2 XXXXXXXXXX  XXXXXX
|||||||||||||||||||||||    (FJ control number)

       XXX  pcs           (Quantity)
XXXXXXXXXXXXXX      (Customer part number or FJ part number)
|||||||||||||||||||||||  (Customer part number or FJ part number
                                              bar code)
XXXX/XX/XX (Packed years/month/day)    ASSEMBLED IN xxxx  ◄━━ Perforated line
XXXXXXXXXXXXXX  (Customer part number or FJ part number)  ◄━━ Supplemental Label
(FJ control number bar code)
           XX/XX              XXXX-XXX   XXX
|||||||||||||  (Package count)    XXXX-XXX   XXX
  XXXXXXXXXX  (FJ control number )  (Lot Number and quantity)
XXXXXXXXXXXXXX  (Comment)
```

Label II-A: Label on Outer box [D Label] (100mm × 100mm)

```
                                                      ◄━━ D Label
発注者   XXXXXXXXXXXXX (Customer Name)  | 受注者 (VENDOR)
(CUST.)                                | 富士通
受渡場所名   XXXXXXXXX (Delivery Address) | セミコンダクター株式会社
(DELIVERY POINT)                       | XXX (FJ control number)
納品キー番号   XXXXXXXXXXXXXX           | XXX (FJ control number)
(TRANS.NO.)  (FJ control number)       | XXX (FJ control number)
品名コード      XXXXXXXXXXXXXX           | XXXXXXXXXXXXXX
(PART NO.)        (Customer part number or | (Part number)
                    FJ part number)    |
品名 (PART NAME)  XXXXXXXXXXXXXX (Part number)
入数／納入数量      XXX/XXX              | 単位      XX
(Q'TY/TOTAL Q'TY)                       | (UNIT)
発注者用備考 (CUSTOMER'S       | 梱包個数 (PACKAGE COUNT)
REMARKS)                     |      XXX/XXX
XXXXXXXXXXXXXXXXXXXXX
(3N)3 XXXXXXXXXXXXXX  XXX    (FJ control number + Product quantity)
                            (FJ control number + Product quantity
||||||||||||||||||||||||||||||            bar code)
(3N)4 XXXXXXXXXXXXXX  XXX    (Part number + Product quantity)
||||||||||||||              (Part number + Product quantity bar code)
(3N)5 XXXXXXXXXX            (FJ control number)
||||||||||||||||||||||      (FJ control number bar code)
```

Label II-B: Outer boxes product indicate

```
XXXXXXXXXXXXXX   (Part number)

   (Lot Number)        (Count)        (Quantity)
   XXXX-XXX            X 箱           XXX 個
   XXXX-XXX            X 箱           XXX 個
                         計           XXX 個
```

Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

2.6 Dimensions for Containers

(1) Dimensions for inner box

Tape width	L	W	H
12, 16			40
24, 32	365	345	50
44			65
56			75

(Dimensions in mm)

(2) Dimensions for outer box

L	W	H
415	400	315

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
2	■PIN ASSIGNMENT	DIE PAD added.
24,26,31	■PACKING INFORMATION	Typo.

FUJITSU SEMICONDUCTOR LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama,

Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan

http://jp.fujitsu.com/fsl/en/

Edited: System Memory Company